JPS6220707B2 - - Google Patents

Info

Publication number
JPS6220707B2
JPS6220707B2 JP5344481A JP5344481A JPS6220707B2 JP S6220707 B2 JPS6220707 B2 JP S6220707B2 JP 5344481 A JP5344481 A JP 5344481A JP 5344481 A JP5344481 A JP 5344481A JP S6220707 B2 JPS6220707 B2 JP S6220707B2
Authority
JP
Japan
Prior art keywords
chips
substrate
layers
chip
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP5344481A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57166051A (en
Inventor
Myoshi Yoshida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP5344481A priority Critical patent/JPS57166051A/ja
Publication of JPS57166051A publication Critical patent/JPS57166051A/ja
Publication of JPS6220707B2 publication Critical patent/JPS6220707B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5385—Assembly of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP5344481A 1981-04-06 1981-04-06 Semiconductor device Granted JPS57166051A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5344481A JPS57166051A (en) 1981-04-06 1981-04-06 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5344481A JPS57166051A (en) 1981-04-06 1981-04-06 Semiconductor device

Publications (2)

Publication Number Publication Date
JPS57166051A JPS57166051A (en) 1982-10-13
JPS6220707B2 true JPS6220707B2 (en]) 1987-05-08

Family

ID=12943019

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5344481A Granted JPS57166051A (en) 1981-04-06 1981-04-06 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS57166051A (en])

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61139014U (en]) * 1985-02-18 1986-08-28
US4628406A (en) * 1985-05-20 1986-12-09 Tektronix, Inc. Method of packaging integrated circuit chips, and integrated circuit package
US5014161A (en) * 1985-07-22 1991-05-07 Digital Equipment Corporation System for detachably mounting semiconductors on conductor substrate
AU598253B2 (en) * 1986-05-07 1990-06-21 Digital Equipment Corporation System for detachably mounting semi-conductors on conductor substrates
JPH07297560A (ja) * 1994-04-28 1995-11-10 Hitachi Ltd 多層プリント配線基板およびその実装構造体
JP3252635B2 (ja) * 1995-01-13 2002-02-04 株式会社村田製作所 積層電子部品
WO1998004000A1 (en) * 1996-07-22 1998-01-29 Honda Giken Kogyo Kabushiki Kaisha Plug-in type electronic control unit, connecting structure between wiring board and plug member, connecting unit between electronic parts and wiring board, and electronic parts mounting method
US7615476B2 (en) 2005-06-30 2009-11-10 Intel Corporation Electromigration-resistant and compliant wire interconnects, nano-sized solder compositions, systems made thereof, and methods of assembling soldered packages

Also Published As

Publication number Publication date
JPS57166051A (en) 1982-10-13

Similar Documents

Publication Publication Date Title
US5598031A (en) Electrically and thermally enhanced package using a separate silicon substrate
US6876069B2 (en) Ground plane for exposed package
US5705851A (en) Thermal ball lead integrated package
JP2755252B2 (ja) 半導体装置用パッケージ及び半導体装置
KR20090056594A (ko) 온도 감지소자가 장착된 반도체 파워 모듈 패키지 및 그제조방법
JP3512169B2 (ja) マルチチップ半導体モジュール及びその製造方法
JPH0810744B2 (ja) 半導体装置
US5243497A (en) Chip on board assembly
JPH1056093A (ja) 半導体装置およびその半導体装置を組み込んだ電子装置
US5349233A (en) Lead frame and semiconductor module using the same having first and second islands and three distinct pluralities of leads and semiconductor module using the lead frame
US20040245651A1 (en) Semiconductor device and method for fabricating the same
JPS6220707B2 (en])
US7564128B2 (en) Fully testable surface mount die package configured for two-sided cooling
US20020063331A1 (en) Film carrier semiconductor device
JP3024596B2 (ja) フィルムキャリアテープを用いたｂｇａ型半導体装置
JPS63190363A (ja) パワ−パツケ−ジ
JPH05243418A (ja) プラスチックｐｇａ型半導体装置
US5434450A (en) PGA package type semiconductor device having leads to be supplied with power source potential
JPH0697666A (ja) 電子装置
KR100385087B1 (ko) 멀티칩 반도체 모듈 및 그 제조 방법
JPH0645763A (ja) 印刷配線板
JPS5998541A (ja) 半導体モジユ−ル
JP2592869Y2 (ja) 混成ｉｃ装置
JPH0481330B2 (en])
JP2000031340A (ja) 電子部品